V,(s) (i) Derive the transfer function, G(s)= V,(s)* (ii) Design the combination of resistor, R2, and capacitor, C, that can produce the step response with an overshoot of 10% and a settling time 1.5 ms. (iii) The capacitor is completely discharged before the step input voltage (V;) of 10 volts is supplied to the system. Formulate the output function of Vo in the time domain. (iv) Plot the unit step response of Vo(t) in a graph (t from 0 s to 3 ms). Indicate the settling time, peak time, and maximum overshoot in the graph.

Introductory Circuit Analysis (13th Edition)
13th Edition
ISBN:9780133923605
Author:Robert L. Boylestad
Publisher:Robert L. Boylestad
Chapter1: Introduction
Section: Chapter Questions
Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...
icon
Related questions
Question

Fig. Q2(b) illustrates the electrical network with passive components. The Vi
and Vo are the input and output voltage, respectively

V,(s)
(i)
Derive the transfer function, G(s) =
V,(s)
(ii)
Design the combination of resistor, R2, and capacitor, C, that can
produce the step response with an overshoot of 10% and a settling time
1.5 ms.
(iii)
The capacitor is completely discharged before the step input voltage (V:)
of 10 volts is supplied to the system. Formulate the output function of
Vo in the time domain.
Plot the unit step response of Vo(t) in a graph (t from 0 s to 3 ms). Indicate
the settling time, peak time, and maximum overshoot in the graph.
(iv)
Transcribed Image Text:V,(s) (i) Derive the transfer function, G(s) = V,(s) (ii) Design the combination of resistor, R2, and capacitor, C, that can produce the step response with an overshoot of 10% and a settling time 1.5 ms. (iii) The capacitor is completely discharged before the step input voltage (V:) of 10 volts is supplied to the system. Formulate the output function of Vo in the time domain. Plot the unit step response of Vo(t) in a graph (t from 0 s to 3 ms). Indicate the settling time, peak time, and maximum overshoot in the graph. (iv)
Fig. Q2(b) illustrates the electrical network with passive components. The Vị
and Vo are the input and output voltage, respectively.
L = 1H
in
R2
R1
2MQ
+
Vi
C
V.
Fig. Q2(b)
+
Transcribed Image Text:Fig. Q2(b) illustrates the electrical network with passive components. The Vị and Vo are the input and output voltage, respectively. L = 1H in R2 R1 2MQ + Vi C V. Fig. Q2(b) +
Expert Solution
steps

Step by step

Solved in 5 steps with 2 images

Blurred answer
Similar questions
  • SEE MORE QUESTIONS
Recommended textbooks for you
Introductory Circuit Analysis (13th Edition)
Introductory Circuit Analysis (13th Edition)
Electrical Engineering
ISBN:
9780133923605
Author:
Robert L. Boylestad
Publisher:
PEARSON
Delmar's Standard Textbook Of Electricity
Delmar's Standard Textbook Of Electricity
Electrical Engineering
ISBN:
9781337900348
Author:
Stephen L. Herman
Publisher:
Cengage Learning
Programmable Logic Controllers
Programmable Logic Controllers
Electrical Engineering
ISBN:
9780073373843
Author:
Frank D. Petruzella
Publisher:
McGraw-Hill Education
Fundamentals of Electric Circuits
Fundamentals of Electric Circuits
Electrical Engineering
ISBN:
9780078028229
Author:
Charles K Alexander, Matthew Sadiku
Publisher:
McGraw-Hill Education
Electric Circuits. (11th Edition)
Electric Circuits. (11th Edition)
Electrical Engineering
ISBN:
9780134746968
Author:
James W. Nilsson, Susan Riedel
Publisher:
PEARSON
Engineering Electromagnetics
Engineering Electromagnetics
Electrical Engineering
ISBN:
9780078028151
Author:
Hayt, William H. (william Hart), Jr, BUCK, John A.
Publisher:
Mcgraw-hill Education,