entity MyDesign is port A: in std logic vector(7 downto 0); B: in std logic_vector(3 downto 0): X: out std _logic3; Y: out std logic_vector(3 downto 0) end MyDesign;

C++ for Engineers and Scientists
4th Edition
ISBN:9781133187844
Author:Bronson, Gary J.
Publisher:Bronson, Gary J.
Chapter12: Adding Functionality To Your Classes
Section12.5: Virtual Functions
Problem 3E
icon
Related questions
Question
Question 9 (1
4 Listen
Given the following VHDL Definition:
<pre>
entity MyDesign is
port
A: in std logic vector(7 downto 0);
B: in std_logic_ vector(3 downto 0);
X: out std _logic;
Y: out std logic_vector(3 downto 0)
end MyDesign;
architecture MyDesign_arch of MyDesign is
begin
X <= (A(6) or B(2)) and B(3):
Y <= B(2) & A(5 downto 2) & "101";
end MyDesign arch
</pre><br>If A is "10110001" and B is "0110", What is the resultant value of Y?
(Don't forget to write the answer in the proper format for vector and/or signal
values)
Transcribed Image Text:Question 9 (1 4 Listen Given the following VHDL Definition: <pre> entity MyDesign is port A: in std logic vector(7 downto 0); B: in std_logic_ vector(3 downto 0); X: out std _logic; Y: out std logic_vector(3 downto 0) end MyDesign; architecture MyDesign_arch of MyDesign is begin X <= (A(6) or B(2)) and B(3): Y <= B(2) & A(5 downto 2) & "101"; end MyDesign arch </pre><br>If A is "10110001" and B is "0110", What is the resultant value of Y? (Don't forget to write the answer in the proper format for vector and/or signal values)
Expert Solution
steps

Step by step

Solved in 2 steps with 2 images

Blurred answer
Knowledge Booster
Functions
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.
Similar questions
  • SEE MORE QUESTIONS
Recommended textbooks for you
C++ for Engineers and Scientists
C++ for Engineers and Scientists
Computer Science
ISBN:
9781133187844
Author:
Bronson, Gary J.
Publisher:
Course Technology Ptr