A typical computer system has a MM of size 4Gwords, and a 4-way cache memory of 256Kwords. The cache line size is 128words, while the cache miss penalty is 100 clock cycles. a) How many sets are in that cache? what is the tag size? b) Suppose the same cache described in part a is used, the CPU generates the following MM address to read an instruction from the MM in case of a cache miss. Address generated by CPU: n=#003EF6FH What would be the word number the CPU is requested? In which MM block this word should belongs to? Also, in which cache set this word and the whole MM block must be stored? e) If the cache hit time is 1 clock cycle, what is the hit rate would be required to achieve an AMAT equal to 3.86 clock cycle?

Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
icon
Related questions
Question
A typical computer system has a MM of size 4Gwords, and a 4-way cache memory of
256Kwords. The cache line size is 128words, while the cache miss penalty is 100 clock
cycles.
a) How many sets are in that cache? what is the tag size?
b) Suppose the same cache described in part a is used, the CPU generates the following
MM address to read an instruction from the MM in case of a cache miss.
Address generated by CPU: n = #003EF6FH
n=
What would be the word number the CPU is requested? In which MM block this word
should belongs to? Also, in which cache set this word and the whole MM block must be
stored?
e) If the cache hit time is 1 clock cycle, what is the hit rate would be required to achieve
an AMAT equal to 3.86 clock cycle?
Transcribed Image Text:A typical computer system has a MM of size 4Gwords, and a 4-way cache memory of 256Kwords. The cache line size is 128words, while the cache miss penalty is 100 clock cycles. a) How many sets are in that cache? what is the tag size? b) Suppose the same cache described in part a is used, the CPU generates the following MM address to read an instruction from the MM in case of a cache miss. Address generated by CPU: n = #003EF6FH n= What would be the word number the CPU is requested? In which MM block this word should belongs to? Also, in which cache set this word and the whole MM block must be stored? e) If the cache hit time is 1 clock cycle, what is the hit rate would be required to achieve an AMAT equal to 3.86 clock cycle?
Expert Solution
steps

Step by step

Solved in 4 steps

Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY