A computer employs RAM chips of 512 x 8 and ROM chips of 256 x 8. The computer system needs 1K bytes of RAM, 2K bytes of ROM, and eight interface units, each with 2 registers. A memory-mapped 1/0 configuration is used. The two highest-order bits of the 16 bit address bus are assigned 10 for RAM, 11 for ROM, and 00 for interface registers. a. How many RAM and ROM chips are needed? b. Draw a memory-address map for the system. c. Give the address range in hexadecimal for RAM, ROM, and interface.

A computer employs RAM chips of 512 x 8 and ROM chips of 256 x 8. The computer system needs 1K bytes of RAM, 2K bytes of ROM, and eight interface units, each with 2 registers. A memory-mapped 1/0 configuration is used. The two highest-order bits of the 16 bit address bus are assigned 10 for RAM, 11 for ROM, and 00 for interface registers. a. How many RAM and ROM chips are needed? b. Draw a memory-address map for the system. c. Give the address range in hexadecimal for RAM, ROM, and interface.

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

Most Intel CPUs use the __________, in which each memory address is represented by two integers.
A computer employs RAM chips of 128 x 8 and ROM chips of 512 x 8. The computer system needs 1K bytes of RAM, 2K bytes of ROM, and two interface units, each with two registers. A memory-mapped 1/0 configuration is used. The two highest-order bits of the 16-bit address bus are assigned 11 for RAM, 10 for ROM, and 01 for interface registers.a. How many RAM and ROM chips are needed?b. Draw a memory-address map for the system.c. Give the address range in hexadecimal for RAM, ROM, and interface
A computer employs RAM chips of 512 x 4 and ROM chips of 256 x 8. The computer system needs 1KB of RAM, and 512 x 8 ROM and an interface unit with 256 registers each. A memory-mapped I/O configuration is used. The two higher -order bits of the address bus are assigned 00 for RAM, O1 for ROM, and 10 for interface. a) How many lines must be decoded for chip select? Specify the size of the decoder b) Draw a memory-address map for the system and Give the address range in hexadecimal for RAM, ROM c) Develop a chip layout for the above said specifications.
. A computer employs RAM chips of 512 x 8 and ROM chips of 256 x 8. The computer system needs1K bytes of RAM, 2K bytes of ROM, and eight interface units, each with 2 registers. A memory-mapped1/0 configuration is used. The two highest-order bits of the 16 bit address bus are assigned 10 for RAM,11 for ROM, and 00 for interface registers.a. How many RAM and ROM chips are needed?b. Draw a memory-address map for the system.c. Give the address range in hexadecimal for RAM, ROM, and interface please sir i need full ansewr with full details
Q2 . A computer employs RAM chips of 512 x 8 and ROM chips of 256 x 8. The computer system needs 1K bytes of RAM, 2K bytes of ROM, and eight interface units, each with 2 registers. A memory-mapped 1/0 configuration is used. The two highest-order bits of the 16 bit address bus are assigned 10 for RAM, 11 for ROM, and 00 for interface registers.a. How many RAM and ROM chips are needed?b. Draw a memory-address map for the system.c. Give the address range in hexadecimal for RAM, ROM, and interface.
Assume that we have a computer system with a main memory consists of 4 RAM chips [RAM 0, RAM 1, RAM 2, RAM 3] in which each chip is in one row. Moreover, each RAM chip is word-addressable with 64 bits per word. The size of address bus is 30 bits. What is the size of data bus? How many bits are required to select RAM chips? How many bits are required to select: memory locations? What is the total size of main memory? If the memory uses the following ordering for the address bus: Data location selecting Which interleaving method this memory uses? If we have (000000000000000111010001110101)2 on the address bus, which RAM chip will be selected? RAM selecting
A computer employs RAM chips of 128 x 8 and ROM chips of 512 x 8. The computer system needs 256 bytes of RAM, 1024 x 16 of ROM, and two interface units with 256 registers each. A memory mapped I/O configuration is used. The two higher -order bits of the address bus are assigned 00 for RAM, 01 for ROM, and 10 for interface registers. a. Compute total number of decoders are needed for the above system? b. Design a memory-address map for the above system c. Show the chip layout for the above design
The memory unit of a computer has 256K words of 32 bits each. The computer has an instruction format with 4 fields: an opcode field; a mode field to specify 1 of 7 addressing modes; a register address field to specify one of 60 registers; and a memory address field. Assume an instruction is 32 bits long. Answer the following:a. How large must the mode field be?b. How large must the register field be?c. How large must the address field be?d. How large is the opcode field?
Consider a word-addressable computer with 32 bits per word. The instruction set consists of 30 different All instructions have an operation code field, a mode field to specify one of 7 possible addressing modes, a register address field to specify one of 60 available registers, and a memory address field. Each instruction is stored in one word of memory. What is the maximum allowable size for memory? Use KB, MB, or GB as a unit.
Suppose we have a byte-addressable memory of 20 bytes, built using 4 modules. Draw diagrams showing the distribution of addresses within each module, if we are using (a) highorder interleaving, and (b) low-order interleaving.
Consider a memory of 64 locations and each location can store 4 bits of information a. What is the size of address bus in bits? b. What is the size of the data bus in bits? c. What is the size of memory in bytes?
A certain computer has a memory of 1M words, and each word is 32 bits long. Each instruction is 32 bits long and is consisted of an opcode field, a register address field to specify one of 32 registers, and a memory address field. How large must the register field be? How large must the address field be? How many different opcodes can be supported by this format? Show your reasoning